


## CENTRE D'USINAGE


## DOSSIER DES SCHEMAS CONSTRUCTEUR


Ce dossier comporte les schémas des parties traitées dans ce sujet

- Carte M68000-CC    Processeur & mémoires    DS 1
- Carte M68000-CC    Commande axes    DS 2
- Carte M68000-CC    Décodage d'adresses    DS 3
- Carte Puissance    DS 4
- Mesure du courant moteur    DS 5










TITLE:	DATE:	24/09/02
CARTe PUISSANCE	PAGE:	1/1
BY: INFRANOR	REV: 001	



DATE:	23/09/02
PAGE:	1/1
TITLE:	Mesure du courant moteur
BY: INFRANOR	REV: 961

**CENTRE D'USINAGE****DOCUMENTATION TECHNIQUE**

Ce dossier comporte les documents techniques partiels des composants suivants :

- |                      |               |
|----------------------|---------------|
| • Moteur SANYO DENKI | DT 1 à 2      |
| • 74LS74             | DT 3          |
| • 74LS138            | DT 4 à 5      |
| • 74LS393            | DT 6 à 7      |
| • ADC0808            | DT 8 à 12     |
| • IRF530N            | DT 13 à DT 14 |
| • 74HC14             | DT 15 à DT 16 |

## Standard specifications

Type No.			Type		V4			V5	
Item		Type No.	V402	V404	V406	V506	V511		
		Symbol	Unit(SI)	-011	-012	-012	-012	-012	
Motor	Rated output	P <sub>r</sub>	W	23	40	60	60	110	
	Rated armature voltage	V <sub>r</sub>	V	20	72	70	75	75	
	Rated torque	T <sub>r</sub>	N·m	0.074	0.13	0.19	0.19	0.34	
	Rated armature current	I <sub>r</sub>	A	1.8	1.0	1.4	1.2	2.0	
	Rated speed	N <sub>r</sub>	min <sup>-1</sup>	3000	3000	3000	3000	3000	
	Continuous torque at stall	T <sub>s</sub>	N·m	0.08	0.14	0.20	0.24	0.42	
	Peak torque	T <sub>p(N)</sub>	N·m	0.42	0.76	1.2	1.8	3.4	
	Armature current at stall	I <sub>s</sub>	A	1.8	0.9	1.4	1.3	2.1	
	Peak armature current	I <sub>p(N)</sub>	A	10	4.7	7.6	10	18	
	Maximum speed	N <sub>max</sub>	min <sup>-1</sup>	5000	5000	5000	5000	5000	
	Static friction torque	T <sub>f</sub>	N·m	0.015	0.019	0.020	0.02	0.022	
	Rated power rate	Q <sub>r</sub>	kW/s	1.2	2.1	3.2	1.6	3.2	
	Peak angular acceleration	α <sub>p</sub>	rad/s <sup>2</sup>	90×10 <sup>3</sup>	92×10 <sup>3</sup>	115×10 <sup>3</sup>	80×10 <sup>3</sup>	94×10 <sup>3</sup>	
	Torque ripple	K <sub>tr</sub>	%	12	12	12	5.5	5.5	
	Viscous damping constant	F <sub>d</sub>	N·m/min <sup>-1</sup>	0.003×10 <sup>-3</sup>	0.006×10 <sup>-3</sup>	0.008×10 <sup>-3</sup>	0.009×10 <sup>-3</sup>	0.013×10 <sup>-3</sup>	
	Torque constant	K <sub>t</sub>	N·m/A	0.047	0.174	0.177	0.183	0.21	
	Voltage constant	K <sub>e</sub>	V/min <sup>-1</sup>	4.9×10 <sup>-3</sup>	18.2×10 <sup>-3</sup>	18.5×10 <sup>-3</sup>	19.1×10 <sup>-3</sup>	21.8×10 <sup>-3</sup>	
	Rotor moment of inertia	J <sub>m</sub>	kg·m <sup>2</sup>	0.0047×10 <sup>-3</sup>	0.0084×10 <sup>-3</sup>	0.0108×10 <sup>-3</sup>	0.022×10 <sup>-3</sup>	0.037×10 <sup>-3</sup>	
	Tachometer generator	Armature resistance	R <sub>a</sub>	Ω	2.8	16.2	10.0	11.7	4.8
		Armature inductance	L <sub>a</sub>	mH	0.9	4.2	3.4	5.0	2.4
Mechanical time constant		t <sub>m</sub>	ms	6.0	4.5	3.4	7.4	4.1	
Electrical time constant		t <sub>e</sub>	ms	0.32	0.26	0.34	0.45	0.50	
Thermal time constant		t <sub>θ</sub>	min	15	20	25	20	30	
Thermal resistance		R <sub>θ</sub>	K/W	4.9	3.6	3.0	2.8	2.4	
Maximum temperature rise		θ	K	105	105	105	105	105	
Weight		W <sub>m</sub>	kg	0.25	0.4	0.5	0.65	0.95	
Voltage gradient		K <sub>EG</sub>	V/min	3×10 <sup>-3</sup> ±10%			7×10 <sup>-3</sup> ±10%		
Ripple (rms)		δ <sub>s</sub>	%	2			1		
Brake	Ripple (p-p)	δ <sub>R</sub>	%	5			3		
	Linearity	δ <sub>L</sub>	%	1			1		
	Armature resistance	R <sub>L</sub>	Ω	37			26		
	Armature inductance	L <sub>L</sub>	mH	5			4.1		
	Minimum load resistance	R <sub>L</sub>	kΩ	10			10		
	Rotor moment of inertia	J <sub>rg</sub>	kg·m <sup>2</sup>	0.0011×10 <sup>-3</sup>			0.012×10 <sup>-3</sup>		
	Weight	W <sub>r</sub>	kg	0.09			0.26		
	Holding torque	T <sub>h</sub>	N·m				0.29		
	Voltage	V <sub>a</sub>	V.DC				90		
	Current	I <sub>b</sub>	A				0.06		
Optical encoder	Winding resistance	R <sub>b</sub>	Ω				1600		
	Moment of inertia	J <sub>b</sub>	kg·m <sup>2</sup>				0.001×10 <sup>-3</sup>		
	Weight	W <sub>b</sub>	kg				0.26		
Optical encoder			Open collector		200 500 1000 P/R				
			Line driver		200 500 1000 P/R				
Gear			1/12.5 1/25 1/50			1/15 1/30 1/60 1/90			
Oil seal						Oil seal Mountable			
Applicable servo amplifier standard type No.			DA2E020		DA2D020				

## Gear ratings

Type No.	Code on motor type	GA	GB	GC	G1	G2	G3	G4	G6	G7	G8	G9
	Gear type No.	G6-12	G6-25	G6-50	G8-15	G8-30	G8-60	G8-90	G10-15	G10-30	G10-60	G10-90
Reduction ratio (nominal)		1/12.5	1/25	1/50	1/15	1/30	1/60	1/90	1/15	1/30	1/60	1/90
Reduction ratio (detailed)		1/12.5	1/25	1/50	1/15.004	1/31.155	1/60.227	1/89.588	1/15.303	1/30.066	1/60.132	1/90.198
Rated torque	T <sub>ra</sub> N·m	0.5	1.0	2.0	1.0	2.0	4.0	4.0	3.8	7.5	15.0	15.0
Peak torque	T <sub>pa</sub> N·m	1.5	3.0	6.0	3.0	6.0	12.0	12.0	12.0	23.0	45.0	45.0
Weight	W <sub>g</sub> kg	0.4			0.6				1.5			
Applicable motor		V4			V5				V7			

- Do not use the unit beyond either rated or peak torque
- If the unit is used beyond peak torque, the encoder may malfunction due to the thrust load




V7		V8		Term
V720 012	V730 012	V840 012	V850 012	
200	300	400	500	☆☆
80	75	85	80	☆☆
0.64	1.18	1.57	1.96	☆☆
3.3	5.2	5.8	7.6	☆☆
3000	2500	2500	2500	☆☆
0.77	1.43	1.70	2.16	☆☆
5.4	9.8	12.0	16.7	☆☆
3.7	5.5	6.0	7.6	☆☆
25	40	40	62	☆☆
5000	4000	4000	3000	
0.04	0.05	0.06	0.07	☆
2.7	5.1	5.0	6.4	☆☆
36×10³	36×10³	24×10³	28×10³	☆☆
3.5	3.5	2.5	2.5	☆
0.020×10 <sup>-3</sup>	0.039×10 <sup>-3</sup>	0.045×10 <sup>-3</sup>	0.058×10 <sup>-3</sup>	☆
0.23	0.273	0.302	0.287	☆☆
24.2×10 <sup>-3</sup>	28.6×10 <sup>-3</sup>	31.6×10 <sup>-3</sup>	30.0×10 <sup>-3</sup>	☆
0.147×10 <sup>-3</sup>	0.270×10 <sup>-3</sup>	0.50×10 <sup>-3</sup>	0.60×10 <sup>-3</sup>	
2.8	1.1	0.95	0.56	☆
3.0	1.6	1.9	1.1	☆
7.8	4.0	5.2	4.1	☆
1.1	1.5	2.0	1.9	☆
30	30	30	40	☆☆
1.2	1.2	1.1	1.0	☆☆
105	105	105	105	☆☆
1.8	2.5	3.4	4.0	
7×10 <sup>-3</sup> ±10%				☆
1				☆☆
3				☆
1				☆☆
26				☆
4.1				☆☆
10				☆☆
0.012×10 <sup>-3</sup>				☆☆
0.35		0.45		
1.47		1.96		☆☆
90		90		☆
0.11		0.11		☆
820		820		☆
0.009×10 <sup>-3</sup>		0.02×10 <sup>-3</sup>		
0.59		0.79		
200 500		1000 P/R		
200 500 1000		2000 2500 P/R		
1/15 1/30 1/60 1/90				
Oil seal Mountable				
DA2D020	DA2D030			

## Common specifications

Rating	Continuous (S1)
Insulation class	F
Excitation system	Permanent magnet
Insulation resistance	10MΩ or more (DC500V megger)
Dielectric strength	AC50Hz 1500V (600V for 24V spec. and TG); 1 minutes. (Do not test the insulation between the machine and the encoder.)
Rotation	Bi-directional
Ambient temperature	0 to 40°C
Humidity	20 to 90%RH(without dew)
Paint color	Black
Protection	Totally enclosed (IP43)

## Connecting




### Motor rotation direction

When (Red) is positive (+) and (Blue) is negative (-), the motor rotates counterclockwise when viewed from the output shaft side.

### Tachometer generator polarity

When the tachometer generator rotates counterclockwise when viewed from the output shaft side, (Red) becomes positive (+) and (Blue) becomes negative (-).

- The items marked ☆ are specifications under 25°C ambient and armature coil temperature conditions.  
The items marked ☆☆ are specifications during temperature rise saturation.
- The values in the left table are obtained when a smooth direct current is used under 40°C or lower ambient temperature.
- The tachometer generator characteristics were obtained using the test circuit below.



- The values in the left table were measured by placing the machine on an aluminum plate.  
V4 type=(150×150×t6), V5 type=(200×200×t12), V7 and V8 types=(305×305×t12)
- An encoder cannot be mounted to a V4 type machine with a tachometer generator.
- Do not use a holding brake as an emergency stopper.
- In case of V404 and V406, specification is at rated armature voltage of 24V.
- 24VDC operating brake is optionally available.

※For servo amplifier's details, refer to another "DA2" DC servo amplifier catalog.

## DM74LS74A

### Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

#### General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### Ordering Code:

Order Number	Package Number	Package Description
DM74LS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS85ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



#### Function Table

Inputs				Outputs	
PR	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H (Note 1)	H (Note 1)
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition

$Q_0$  = The output logic level of Q before the indicated input conditions were established.

**Note 1:** This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

## DM74LS138 • DM74LS139 Decoder/Demultiplexer

### General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The DM74LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The DM74LS139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

### Features

- Designed specifically for high speed:
  - Memory decoders
  - Data transmission systems
- DM74LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception
- DM74LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay (3 levels of logic)
  - DM74LS138 21 ns
  - DM74LS139 21 ns
- Typical power dissipation
  - DM74LS138 32 mW
  - DM74LS139 34 mW



### Ordering Code:

Order Number	Package Number	Package Description
DM74LS138M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS138N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74LS139M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS139SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS139N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

DM74LS138 • DM74LS139 Decoder/Demultiplexer

## Connection Diagrams



## Function Tables

DM74LS138

Inputs			Outputs							
Enable		Select								
G1	G2 (Note 1)	C B A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X X X	H	H	H	H	H	H	H	H
L	X	X X X	H	H	H	H	H	H	H	H
H	L	L L L	L	H	H	H	H	H	H	H
H	L	L L H	H	L	H	H	H	H	H	H
H	L	L H L	H	H	L	H	H	H	H	H
H	L	L H H	H	H	H	L	H	H	H	H
H	L	H L L	H	H	H	H	L	H	H	H
H	L	H L H	H	H	H	H	H	L	H	H
H	L	H H L	H	H	H	H	H	H	L	H
H	L	H H H	H	H	H	H	H	H	H	L



DM74LS139

Inputs			Outputs			
Enable		Select				
G	B	A	Y0	Y1	Y2	Y3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Level  
L = LOW Level  
X = Don't Care

Note 1: G2 = G2A + G2B

## Logic Diagrams



## DM74LS393 Dual 4-Bit Binary Counter

### General Description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The DM74LS393 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

### Features


- Dual version of the popular DM74LS93
- DM74LS393 dual 4-bit binary counter with individual clocks
- Direct clear for each 4-bit counter
- Dual 4-bit versions can significantly improve system densities by reducing counter package count by 50%
- Typical maximum count frequency 35 MHz
- Buffered outputs reduce possibility of collector commutation

### Ordering Code:

Order Number	Package Number	Package Description
DM74LS393M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74LS393N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram




### Function Table

Counter Sequence (Each Counter)

Count	Outputs			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

H = HIGH Logic Level  
L = LOW Logic Level

## Logic Diagram



# ADC0808, ADC0809 CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

SLAS036 – JUNE 1981 – REVISED MAY 1988



- Total Unadjusted Error . . .  $\pm 0.75$  LSB Max for ADC0808 and  $\pm 1.25$  LSB Max for ADC0809
- Resolution of 8 Bits
- 100- $\mu$ s Conversion Time
- Ratiometric Conversion
- Monotonicity Over the Entire A/D Conversion Range
- No Missing Codes
- Easy interface with Microprocessors
- Latched 3-State Outputs
- Latched Address inputs
- Single 5-V Supply
- Low Power Consumption
- Designed to Be Interchangeable With National Semiconductor ADC0808, ADC0809

## description

The ADC0808 and ADC0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-V supply and low power requirements make the ADC0808 and ADC0809 especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808 and ADC0809 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1988, Texas Instruments Incorporated

1


# ADC0808, ADC0809

## CMOS ANALOG-TO-DIGITAL CONVERTERS

### WITH 8-CHANNEL MULTIPLEXERS

SLAS036 – JUNE 1981 – REVISED MAY 1988

functional block diagram (positive logic)



FUNCTION TABLE


INPUTS				SELECTED ANALOG CHANNEL
ADDRESS			ALE	
C	B	A		
L	L	L	↑	0
L	L	H	↑	1
L	H	L	↑	2
L	H	H	↑	3
H	L	L	↑	4
H	L	H	↑	5
H	H	L	↑	6
H	H	H	↑	7

H = high level, L = low level  
↑ = low-to-high transition



**ADC0808, ADC0809**  
**CMOS ANALOG-TO-DIGITAL CONVERTERS**  
**WITH 8-CHANNEL MULTIPLEXERS**  
 SLAS036 – JUNE 1981 – REVISED MAY 1988

**operating sequence**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**ADC0808, ADC0809**  
**CMOS ANALOG-TO-DIGITAL CONVERTERS**  
**WITH 8-CHANNEL MULTIPLEXERS**  
 SLAS036 – JUNE 1981 – REVISED MAY 1988

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	6.5 V
Input voltage range: Control inputs	–0.3 V to 15 V
All other inputs	–0.3 V to $V_{CC} + 0.3$ V
Operating free-air temperature range	–40°C to 85°C
Storage temperature range	–65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: All voltage values are with respect to network ground terminal.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.5	5	6	V
Positive reference voltage, $V_{ref+}$ (see Note 2)		$V_{CC}$	$V_{CC} + 0.1$	V
Negative reference voltage, $V_{ref-}$		0	–0.1	V
Differential reference voltage, $V_{ref+} - V_{ref-}$		5		V
High-level input voltage, $V_{IH}$	$V_{CC} - 1.5$			V
Low-level input voltage, $V_{IL}$			1.5	V
Operating free-air temperature, $T_A$	–40		85	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.

**electrical characteristics over recommended operating free-air temperature range.  $V_{CC} = 4.75$  V to 5.25 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_O = -360 \mu A$	$V_{CC} - 0.4$			V
$V_{OL}$	Low-level output voltage	Data outputs $I_O = 1.6 \text{ mA}$			0.45	V
		End of conversion $I_O = 1.2 \text{ mA}$			0.45	
$I_{OZ}$	Off-state (high-impedance-state) output current	$V_O = V_{CC}$			3	$\mu A$
		$V_O = 0$			–3	
$I_I$	Control input current at maximum input voltage	$V_I = 15 \text{ V}$			1	$\mu A$
$I_{IL}$	Low-level control input current	$V_I = 0$			–1	$\mu A$
$I_{CC}$	Supply current	$f_{clock} = 640 \text{ kHz}$		0.3	3	mA
$C_i$	Input capacitance, control inputs	$T_A = 25^\circ C$		10	15	pF
$C_O$	Output capacitance, data outputs	$T_A = 25^\circ C$		10	15	pF
Resistance from REF+ to REF–				1000		k $\Omega$

† Typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ C$ .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**ADC0808, ADC0809**  
**CMOS ANALOG-TO-DIGITAL CONVERTERS**  
**WITH 8-CHANNEL MULTIPLEXERS**  
 SLAS036 – JUNE 1981 – REVISED MAY 1988

**analog multiplexer**

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$I_{on}$ Channel on-state current (see Note 3)	$V_I = V_{CC}$ , $f_{clock} = 640 \text{ kHz}$			2	$\mu\text{A}$
	$V_I = 0.1 V$ , $f_{clock} = 640 \text{ kHz}$			-2	
$I_{off}$ Channel off-state current	$V_{CC} = 5 V$ , $T_A = 25^\circ\text{C}$	$V_I = 5 V$		10	200
		$V_I = 0$		-10	
	$V_{CC} = 5 V$	$V_I = 5 V$		1	$\mu\text{A}$
		$V_I = 0$		-1	

† Typical values are at  $V_{CC} = 5 V$  and  $T_A = 25^\circ\text{C}$ .

NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

**timing requirements,  $V_{CC} = V_{ref+} = 5 V$ ,  $V_{ref-} = 0 V$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$f_{clock}$ Clock frequency		10	640	1280	kHz
$t_{conv}$ Conversion time	See Note 4	90	100	116	$\mu\text{s}$
$t_{W(s)}$ Pulse duration, START		200			ns
$t_{W(ALE)}$ Pulse duration ALE		200			ns
$t_{su}$ Setup time, ADDRESS		50			ns
$t_h$ Hold time, ADDRESS		50			ns
$t_d$ Delay time, EOC	See Notes 4 and 5	0		14.5	$\mu\text{s}$

**operating characteristics,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = V_{ref+} = 5 V$ ,  $V_{ref-} = 0 V$ ,  $f_{clock} = 640 \text{ kHz}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	ADC0808			ADC0809			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
kSVS	Supply voltage sensitivity	VCC = Vref+ = 4.75 V to 5.25 V, TA = −40°C to 85°C, See Note 6	±0.05			±0.05			%/V
	Linearity error (see Note 7)		±0.25			±0.5			LSB
	Zero error (see Note 8)		±0.25			±0.25			LSB
Total unadjusted error (see Note 9)		TA = 25°C	±0.25			±0.5			LSB
		TA = −40°C to 85°C	±0.75			±1.25			
		TA ± 0°C to 70°C				±1			
ten	Output enable time	CL = 50 pF, RL = 10 kΩ	80			250			ns
tdis	Output disable time	CL = 10 pF, RL = 10 kΩ	105			250			ns

† Typical values for all except supply voltage sensitivity are at  $V_{CC} = 5 V$ , and all are at  $T_A = 25^\circ\text{C}$ .

NOTES: 4. Refer to the operating sequence diagram.

5. For clock frequencies other than 640 kHz,  $t_d(\text{EOC})$  maximum is 8 clock periods plus 2  $\mu\text{s}$ .

6. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and  $V_{ref+}$  are varied together and the change in accuracy is measured with respect to full-scale.

7. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.

8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.


9. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**HEXFET® Power MOSFET**

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated



$$V_{DS} = 100V$$


$$R_{DS(on)} = 0.11\Omega$$

$$I_D = 15A$$

**Description**

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



TO-220AB

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$I_D$ @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	15	A
$I_D$ @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	11	
$I_{DM}$	Pulsed Drain Current $\ominus$	60	
$P_D$ @ $T_C = 25^\circ C$	Power Dissipation	63	W
	Linear Derating Factor	0.42	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy $\ominus$	150	mJ
$I_{AR}$	Avalanche Current $\ominus$	9.0	A
$E_{AR}$	Repetitive Avalanche Energy $\ominus$	6.3	mJ
dv/dt	Peak Diode Recovery dv/dt $\ominus$	5.2	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf-in (1.1N-m)	

**Thermal Resistance**

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	2.4	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.12	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.11	$\Omega$	$V_{GS} = 10V, I_D = 9.0A$ ①
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
$g_{fs}$	Forward Transconductance	6.4	—	—	S	$V_{DS} = 50V, I_D = 9.0A$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	25	$\mu A$	$V_{DS} = 100V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 80V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$Q_g$	Total Gate Charge	—	—	44	nC	$I_D = 9.0A$
$Q_{gs}$	Gate-to-Source Charge	—	—	6.2		$V_{DS} = 80V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	21		$V_{GS} = 10V$ , See Fig. 6 and 13 ②
$t_{d(on)}$	Turn-On Delay Time	—	6.4	—	ns	$V_{DD} = 50V$
$t_r$	Rise Time	—	27	—		$I_D = 9.0A$
$t_{d(off)}$	Turn-Off Delay Time	—	37	—		$R_G = 12\Omega$
$t_f$	Fall Time	—	25	—		$R_D = 5.5\Omega$ , See Fig. 10 ③
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.)
$L_S$	Internal Source Inductance	—	7.5	—		from package and center of die contact
$C_{iss}$	Input Capacitance	—	640	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	160	—		$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	88	—		$f = 1.0MHz$ , See Fig. 5



## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	15	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	60		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 9.0A, V_{GS} = 0V$ ②
$t_{rr}$	Reverse Recovery Time	—	130	190	ns	$T_J = 25^\circ\text{C}, I_F = 9.0A$
$Q_{rr}$	Reverse Recovery Charge	—	650	970	nC	$di/dt = 100A/\mu s$ ③

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{DD} = 25V$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 3.1mH$   
 $R_G = 25\Omega$ ,  $I_{AS} = 9.0A$ . (See Figure 12)
- ③  $I_{SD} \leq 9.0A$ ,  $di/dt \leq 520A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$   
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ .

## MM74HC14

### Hex Inverting Schmitt Trigger

#### General Description

The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads.

The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### Features


- Typical propagation delay: 13 ns
- Wide power supply range: 2–6V
- Low quiescent current: 20  $\mu$ A maximum (74HC Series)
- Low input current: 1  $\mu$ A maximum
- Fanout of 10 LS-TTL loads
- Typical hysteresis voltage: 0.9V at  $V_{CC} = 4.5V$

#### Ordering Code:


Order Number	Package Number	Package Description
MM74HC14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC14SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



#### Logic Diagram



**Absolute Maximum Ratings** (Note 1)

(Note 2)

Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	$\pm 20$ mA
DC Output Current, per pin ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	$\pm 50$ mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
Power Dissipation ( $P_D$ )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature ( $T_L$ )	
(Soldering 10 seconds)	260°C

**Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage ( $V_{CC}$ )	2	6	V
DC Input or Output Voltage ( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V
Operating Temperature Range ( $T_A$ )	-40	+85	°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C.

**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units
				Typ	Guaranteed Limits			
V <sub>T+</sub>	Positive Going Threshold Voltage	Minimum	2.0V	1.2	1.0	1.0	1.0	V
			4.5V	2.7	2.0	2.0	2.0	V
			6.0V	3.2	3.0	3.0	3.0	V
		Maximum	2.0V	1.2	1.5	1.5	1.5	V
			4.5V	2.7	3.15	3.15	3.15	V
			6.0V	3.2	4.2	4.2	4.2	V
V <sub>T-</sub>	Negative Going Threshold Voltage	Minimum	2.0V	0.7	0.3	0.3	0.3	V
			4.5V	1.8	0.9	0.9	0.9	V
			6.0V	2.2	1.2	1.2	1.2	V
		Maximum	2.0V	0.7	1.0	1.0	1.0	V
			4.5V	1.8	2.2	2.2	2.2	V
			6.0V	2.2	3.0	3.0	3.0	V
V <sub>H</sub>	Hysteresis Voltage	Minimum	2.0V	0.5	0.2	0.2	0.2	V
			4.5V	0.9	0.4	0.4	0.4	V
			6.0V	1.0	0.5	0.5	0.5	V
		Maximum	2.0V	0.5	1.0	1.0	1.0	V
			4.5V	0.9	1.4	1.4	1.4	V
			6.0V	1.0	1.5	1.5	1.5	V
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	V <sub>IN</sub> = V <sub>IL</sub>  I <sub>OUT</sub>   = 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		V <sub>IN</sub> = V <sub>IL</sub>  I <sub>OUT</sub>   = 4.0 mA  I <sub>OUT</sub>   = 5.2 mA	4.5V	4.2	3.98	3.84	3.7	V
			6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub>  I <sub>OUT</sub>   = 20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		V <sub>IN</sub> = V <sub>IH</sub>  I <sub>OUT</sub>   = 4.0 mA  I <sub>OUT</sub>   = 5.2 mA	4.5V	0.2	0.26	0.33	0.4	V
			6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OUT</sub> = 0 μA	6.0V		2.0	20	40	μA

Note 4: For a power supply of  $5V \pm 10\%$  the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.